A bus energy model for deep submicron technology

نویسندگان

  • Paul-Peter Sotiriadis
  • Anantha Chandrakasan
چکیده

In this paper we present a comprehensive mathematical analysis of the energy dissipated in deep sub-micron (DSM) buses. The estimation is based on an elaborate bus model that includes all the distributed and lumped parasitic elements that appear as technology scales. The energy drawn from the power supply during the transition of the bus is evaluated in a compact closed form. The notion of activity of individual lines is generalized to that of the activity matrix of the bus. The activity matrix is used for statistical estimation of the power dissipation in DSM buses. Introduction A significant component of the power dissipated in digital circuits is due to long buses [1],[2]. Accurate estimation of the power drawn by the buses is important since both the peak and average power influence the optimization of the drivers and the repeaters. Even more, an energy estimation model helps in the evaluation of the performance of the digital circuit as a whole and the evaluation of possible power reduction techniques; for example, charge recycling, coding for low power, low-swing interconnect, etc., [3]-[7], [8]-[10], [11]-[13]. Until recently, a very simple bus model has been used for energy estimation. The bus lines were simply replaced by lumped capacitors to ground. Unfortunately this simple model is not adequate for DSM technology. Technology scaling introduces new dependencies that are not captured by this traditional bus model. The lines cannot be regarded as simple independent lumped elements. Instead, the lines strongly interact with each other through parasitic capacitances and inductances. Significant work has been done in modeling the behavior of DSM interconnect networks, for example, [14]-[23]. The coupled dynamic of the lines results in dependencies between the energies drawn from the power supply by their drivers. This coupling due to inter-line parasitics becomes stronger with technology scaling and is more significant than the coupling between lines and ground. The purpose of this paper is to present a compact energy model for DSM buses based on a complete distributed model for the bus that includes all the important parasitic elements. Similar work for the case of one line can be found in [24]. 1. DSM BUS MODEL In general, a bus may consist of one set of parallel lines or more with repeaters between them [25]. Here we examine the simple case of one set of parallel lines driven by CMOS inverters and loaded by the input capacitors of the next stage, as in Figure 1. The energy for the general case is the sum of the energies of all the bus stages. n 1.1 The Lines For the DSM bus of Figure 1 we adapt the distributed line model of Figure 2. The lines are assumed lossy, capacitively and inductively coupled transmission lines. This model is popular in delay and noise estimation and represents a standard modeling of DSM buses, [26]-[29]. The lines are laid along the axis and their physical length is . All the parasitic elements between lines and ground (shielding or substrate) are included in the model. The densities of the different quantities are, of the serial resistance of the i-th line, of the capacitance between the i-th line and ground, of the capacitance between lines i and j. Also, is density of the self inductance of the i-th line and of the mutual inductance between lines i and j. The densities , , , , may be functions of and vary Bus Drivers ∆x x 0 = x Lp = Repeaters or Receivers elementary segment

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Simple General-purpose I-V Model for All Operating Modes of Deep Submicron MOSFETs

A simple general-purpose I-V model for all operating modes of deep-submicron MOSFETs is presented. Considering the most dominant short channel effects with simple equations including few extra parameters, a reasonable trade-off between simplicity and accuracy is established. To further improve the accuracy, model parameters are optimized over various channel widths and full range of operating v...

متن کامل

An Octo Coding Technique to Reduce Energy Transition in Low Power Vlsi Circuits

System on–chip design in deep submicron technology interconnects plays an important role in overall performance of the chip. Digital circuits consists of a number of interconnected logic gates which together perform a logic operation with more input signals. When an input signal changes the change will propagates via the gates to the circuit generating energy transition The signal transition ca...

متن کامل

A novel deep submicron low power bus coding technique

Day by Day as the technology is shrinking and as chip density and frequency are increasing, power dissipation on data bus has become the most predominant factor than the power dissipation in other part of the circuitry. Further de facto, the inter-wire capacitance becomes a dominating factor in proliferating Deep Submicron Technology (DSM) compared to substrate capacitance. So, the earlier sche...

متن کامل

VLSI System Design Laboratory Technical Report:TR-VSD-803.1 Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip

System-level design has a disadvantage in not knowing important aspects about the final layout. This is critical for SoC, where uncertainties in communication delay by very deep submicron effects cannot be neglected. This paper presents a layout-aware bus architecture (BA) synthesis algorithm for designing the communication sub-system of an SoC. BA synthesis includes finding bus topology and ro...

متن کامل

Multiple-Valued Logic Buses for Reducing Bus Size, Transitions and Power in Deep Submicron Technologies

In this paper, we explore the potential of bus interconnection models using the Multiple-Valued Logic paradigm to reduce the power consumption of on-chip address and data buses within embedded SoC platforms. Data is sent over the buses using radix-r number system, i.e. ternary, balanced ternary or quaternary, rather than binary. This allows more compact bus design with less number of bus lines....

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 10  شماره 

صفحات  -

تاریخ انتشار 2002